






• Sti	rict consis	tency impos	sible to	implement		
		s can manage		•		
	-	onsistency [l				
					equential orde appear in this	
val sar	in the ord mory acce id interled	der specified esses of diff	<mark>l by its  </mark> erent Cl otable, b	program. PUs are "s but all proc	equentialised" cesses must se	; Any
val sar	in the ord emory acce id interlea ne sequend enarios:	der specified esses of diff wing is accep ce of memor	<mark>l by its  </mark> erent Cl otable, b	program. PUs are "so out all proc ences.	equentialised" cesses must se	; Any
val sar	in the ord mory acce id interlea ne sequend	der specified esses of diff wing is accep ce of memor	<mark>l by its  </mark> erent Cl otable, b	program. PUs are "s but all proc	equentialised" cesses must se	; Any
val sar	in the ord emory acce id interlea ne sequend enarios: $\underbrace{P1: W(x)}$	der specified esses of diff wing is accep ce of memor	<mark>l by its  </mark> erent Cl otable, b	Program. PUs are "so but all proc ences.	equentialised" esses must se	; Any














Examp	le:
	/* lock(mutex) */
	< implementation of lock would come here>
	/* counter++ */
	load r1, counter
	add r1, r1, 1
	store r1, counter
	/* MEMORY BARRIER */ STBAR
	/* unlock(mutex) */
	store zero, mutex

ents that o t.	iential consister are potentially c		y distinction betw	
stributed ·			ed and events the	at are
		causality rel	ations may be vio	olated
<mark>usal</mark> consi	stency:			
see				
ρ1۰	W(x)1	W ( v	13	
P2:				
P3:	R(x)1		R(x)3 R(x)2	
P4:	R(x)1		R(x)2 R(x)3	
	writes the all procession of the second seco	all processes in the same seen in a different cenario <u>P1: W(x)1</u> <u>P2: R(x)1</u> <u>P3: R(x)1</u>	P1:       W(x)1       W(x)2         P2:       R(x)1       W(x)2         P3:       R(x)1       W(x)2	Susal consistency:Writes that are potentially causally related must be so all processes in the same order. Concurrent writes more seen in a different order on different machinesCenario $\underline{P1: W(x) 1 } W(x) 2 \\ \underline{P3: R(x) 1 } W(x) 2 \\ \underline{P3: R(x) 1 } R(x) 3 R(x) 2 \\ \hline \end{array}$


Other scene	arios:				
<u>P1:</u>	W(x)1	5434			
<u>P2:</u> P3:		R(x)1	W(x)2	R(x)2	B(x)1
P4:				R(x)1	
	F7 ( ) 1				
<u>P1:</u> P2:	W(x)1	W (1	s) 2		
P3:				R(x)2	R(x)1
P4:				R(x)1	R(x)2










•	Problem with weak consistency:
	<ul> <li>When synchronization variable is accessed, we don't know if process is finished writing shared variables or about to start reading them.</li> </ul>
	<ul> <li>Need to propagate all local writes to other machines and gather al writes from other machines.</li> </ul>
•	Operations:
	<ul> <li>acquire critical region: c.s. is about to be entered.</li> <li>make sure that local copies of variables are made consistent with remote ones.</li> </ul>
	<ul> <li>release critical region: c.s. has just been exited.</li> </ul>
	<ul> <li>propagate shared variables to other machines.</li> </ul>
	<ul> <li>Operations may apply to a subset of shared variables</li> </ul>
•	Scenario:
	P1: $Acq(L)$ W(x)1 W(x)2) Rel(L)
	P2: Acq(L) R(x)2 Rel(L)
	P3: R(x)1





Consistency Models: Summary				
Consistency	Description			
Strict	Absolute time ordering of all shared accesses matters			
Sequential	All processes see all shared accesses in the same order			
Causal	All processes see all causally-related shared accesses in the same order			
PRAM	All processes see writes from each procesor in the order they were issued. Writes from different processors may not always be in the same order.			
Weak	Shared data can only be counted on to be consistent after a synchronization is done			
Release	Shared data are made consistent when a critical region is exited			



































- accessible via system-supplied access procedures
- lock/unlock for locks, increment/wait for barriers

